Publicaciones

Parte 01 Circuitos Integrados de la Serie 74xx

La serie 74 de funciones lógicas en sus muchas formas sigue siendo un recurso indispensable en la industria de la electrónica. Incluso en estos días embriagadores de VLSI, FPGA, ASIC, y System-on-Chip hay casos en que el dispositivo de SSI humilde ofrece la solución óptima para la lógica de pegamento, buffering o aplicaciones de funciones simples.
00

Quadruple 2-Input NAND Gate


01

Quadruple 2-Input NAND Gate

02

Quadruple 2-Input NOR Gate
03

Quadruple 2-Input NAND Gate with Open-Collector Outputs


04

Hex Inverter
05

Hex Inverter with Open-Collector Outputs
06

Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs


07

Hex Buffers/Drivers with Open-Collector High-Voltage Outputs
08

Quad 2-Input AND Gates
09

Quad 2-Input AND Gates with Open Collector Outputs


10

Triple 3-Input NAND Gates
11

Triple 3-Input AND Gates
12

Triple 3-Input NAND Gates with Open-Collector Outputs


13

Dual 4-Input NAND Schmitt Triggers
14

Hex Schmitt-Trigger/Inverters
15

Triple 3-Input AND Gates with Open-Collector Outputs
16

Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs
17

Hex Buffers/Drivers with Open-Collector High-Voltage Outputs
18

Dual 4-Input NAND Gate with Schmitt Trigger Input


20

Dual 4-Input NAND Gate
21

Dual 4-Input AND Gate
22

Dual 4-Input NAND Gate with Open-Collector Outputs
23

Dual 4-Input NOR Gates with Strobe
24

Quad 2-Input NAND Function Schmitt Trigger
25

Dual 4-Input NOR Gates with Strobe
26

Quadruple 2-Input High-Voltage Interface NAND Gates
27

Triple 3-Input NOR Gates
28

Quadruple 2-Input NOR Buffers
30

8-Input NAND Gate
32

Quadruple 2-Input OR Gates

33

Quadruple 2-Input NOR Buffers with Open-Collector Outputs


34

Hex Non-inverting Buffer
36

Quadruple 2-Input NOR Function Logic Gate
37

Quadruple 2-Input NAND Buffers


38

Quadruple 2-Input NAND Buffers with Open-Collector Output
39

Quadruple 2-Input NAND Buffers
40

Quadruple 4-Input NAND Buffers


42

BCD to Decimal Decoder
46

BCD to Seven Segment Decoder/Driver
47

BCD to Seven Segment Decoder/Driver


48

BCD to Seven Segment Decoder
49

BCD to Seven Segment Decoder
51

AND-OR-Invert Gates


52

Dual 2-Wide 2-Input AND-OR-Invert Gates One Gate Expandable
53

Expandable 4-Wide AND-OR-Invert Gates
54

4-Wide AND-OR-Invert Gates


55

2-Wide 4-Input AND-OR-Invert Gates
63

Hex Current-Sensing Interface Gates with Totem-Pole Outputs
64

4-2-3-2 Input AND-OR-Invert Gates


65

4-2-3-2 Input AND-OR-Invert Gate with Open-Collector Output
68

Dual 4-Bit Decade Counter
69

Dual 4-Bit Binary Counter
72

AND-Gated J-K Master-Slave Flip-Flops with Preset and Clear
73

Dual J-K Flip-Flops with Clear
74

Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear
75

4-Bit Bistable Latches
76

Dual J-K Flip-Flops with Preset and Clear
78

Dual J-K Flip-Flops with Preset, Common Clock and Common Clear
80

Gated Full Adder
85

4-Bit Magnitude Comparator

86

Quadruple 2-Input Exclusive-OR Gates
89

16-Bit Random-Access Read/Write Memory
90

Decade Counter
91

8-Bit Shift Register SISO
92

Divide-By-Twelve Counter
93

Binary Counter
95

4-Bit Parallel-Access Shift Register PIPO
96

5-Bit Shift Registers PIPO
97

Synchronous 6-Bit Binary Rate Multipliers
Share this Article on :
 
d Copyright Manual Net Andino 2006 | Design by Net Andino | Published by Editor de Templates | Powered by Net Andino .